NPU AI/Processor Synthesis Engineer- Sr Staff
Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling · Inbyggda system
I korthet
We are seeking a Sr Staff Synthesis Engineer to join our NPU design team in Bangalore, India. This role involves driving RTL-to-GDS synthesis and timing closure for high-performance AI/ML accelerators, collaborating with multiple engineering teams to achieve PPA targets on advanced technology nodes.
Ansvarsområden
- Own RTL-to-gate synthesis and timing closure for NPU IPs and subsystems.
- Develop and maintain synthesis flows, constraints, and automation.
- Drive pre-layout and post-layout timing closure across multiple modes and process corners.
- Optimize designs for PPA (Performance, Power, Area) targets.
- Create, validate, and maintain timing constraints (SDC), clock definitions, false paths, and multi-cycle paths.
- Collaborate with RTL, DFT, STA, and Physical Design teams.
- Perform quality checks including LEC, CDC, lint, and low-power verification.
- Analyze and improve synthesis QoR through scripting and flow enhancements.
- Support tapeout activities and drive continuous improvements in synthesis methodologies.
Krav
- Bachelor's or Master's degree in Electrical Engineering, Electronics, Computer Engineering, or related field.
- Strong understanding of ASIC design flow from RTL to GDS.
- Hands-on experience with RTL synthesis, timing closure, and constraint development.
- Expertise in Synopsys Design Compiler/Fusion Compiler or Cadence Genus.
- Strong timing analysis knowledge using PrimeTime.
- Experience with low-power design methodologies and UPF-based flows.
- Good understanding of clocking architecture, timing constraints, and timing signoff.
- Proficiency in TCL and scripting languages such as Python or Perl.
- Excellent debugging, problem-solving, and cross-functional collaboration skills.
Önskade kvalifikationer
- Experience working on AI/ML accelerators, NPU, DSP, GPU, CPU, or other high-performance compute architectures.
- Knowledge of advanced technology nodes (5nm, 4nm, 3nm and below).
- Experience with physical-aware synthesis and hierarchical design methodologies.
- Familiarity with LEC, CDC, lint, power analysis, and low-power verification flows.
- Proven track record of successful SoC or IP tapeouts.
Förmåner
- Qualcomm is an equal opportunity employer.
- Commitment to providing an accessible process for individuals with disabilities.
- Possibility of reasonable accommodations for individuals with disabilities.
- Commitment to making the workplace accessible for individuals with disabilities.
Färdigheter
TCLPythonPerlSynopsys Design CompilerFusion CompilerCadence GenusPrimeTimeUPF
#AI#NPU#Processor#Synthesis#ASIC#Engineering#RTL#GDS#Timing Closure#Accelerators#SoC#Technology Nodes
Om Qualcomm
Enabling a world where everyone and everything can be intelligently connected.
Enabling a world where everyone and everything can be intelligently connected.\n\n
Företag
QualcommPublicerade jobb
för 3 dagar sedan
Anställningstyp
Heltid
Arbetsform
På plats
Erfarenhetsnivå
Senior
Platser
Bangalore, India
Kvalifikation
Kandidatexamen, Masterexamen, Doktorand
Sökande
Ansök tidigt
Liknande jobb
Saab
Järfälla, Sweden +1 flerHardware Engineer (General Engineering)
Heltid Ansök tidigt Publicerad för 3 dagar sedan
Saab
Linköping, SwedenDoktor inom Sensorfusion till Gripenutveckling
Heltid Ansök tidigt Publicerad för 3 dagar sedan
Saab
Linköping, SwedenMaster thesis, 30hp: HMI to visualize Human-Autonomy Teaming
Praktik Ansök tidigt Publicerad för 3 dagar sedan
Microsoft
PolandCopilot Solution Engineer
284–617 tn PLN/år Heltid Ansök tidigt Publicerad för 3 dagar sedan
Volvo Group
Göteborg, SwedenSOC Analyst L4
Heltid Ansök tidigt Publicerad för 3 dagar sedan
Sandvik
Tampere, FinlandProduct Safety Engineer
Heltid Ansök tidigt Publicerad för 3 dagar sedan