Staff design Verification Engineer
Technology, Data & Digital · Software & Web Development · Software Engineering · QA & Testing
In short
Qualcomm is looking for a Staff Design Verification Engineer in Noida, India, to join their ASIC Engineering group. The role involves pre-Si validation for DDRSS IP, requiring expertise in UVM, System Verilog, and bus protocols, with a minimum of 8 years of experience.
Responsibilities
- Define, model, design, optimize, verify, validate, implement, and document IP (block/SoC) development for high-performance products.
- Collaborate with cross-functional groups to determine product execution path.
- Develop test-bench / DV environment, think out-of-the-box to break the design.
- Explore and develop new technologies to make the validation process more robust.
- Expertise of DDRSS DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage).
- Planning & execution of feature additions and mode re-enablement on particular variants.
- Debug of regression signatures and identifying bug fixes.
- Developing/Deploying new tools for validation (Certitude, VC Formal, Fishtail).
- Working with all stakeholders to ensure program success.
Requirements
- Bachelor's degree in Engineering, Information Systems, Computer Science, or related field.
- Minimum 8+ years of experience.
- Thorough understanding of Digital design concepts.
- Strong Debug, UVM, System Verilog.
- Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite.
- Understanding of multi-core ARMv8 CPU architecture, coherency protocols and virtualization.
- Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5).
- Quick understanding of Specs and Standards and developing relevant and thorough test plans.
- Experience with monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved.
- Comfortable checking builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug.
- Willing to dig into fails and understand what is happening.
Desired Qualifications
- Post-Si bring-up and HW-SW debug experience would be a plus.
- Knowledge & exposure to silicon debug tool chains would be an added advantage.
Skills
Digital designUVMSystem VerilogAHBAXIACEACE-LiteARMv8DDR
#ASIC#Design Verification#Hardware Engineering
Enabling a world where everyone and everything can be intelligently connected.\n\n
Company
QualcommJob Posted
1 week ago
Employment Type
Full Time
Work mode
On Site
Experience Level
Senior
Locations
Noida, India
Qualification
Bachelor
Applicants
Be an early applicant
Similar Jobs
Atlas Copco Group
Bozeman, United StatesSoftware Engineer III
Full Time Be an early applicant Posted 4 days ago
Qualcomm
San Diego, United States of AmericaSenior System Software Engineer - Power
US$118–177k/yr Full Time Be an early applicant Posted 4 days ago
Microsoft
United StatesSenior Software Engineer
US$120–235k/yr Full Time Be an early applicant Posted 4 days ago
Qualcomm
San Diego, United States of AmericaSoftware Engineer - Power and Limits Management
US$99.5–149k/yr Full Time Be an early applicant Posted 4 days ago
Synopsys Inc
Nepean, CanadaFirmware Engineering Manager
CA$146–219k/yr Full Time Be an early applicant Posted 4 days ago
Synopsys Inc
Austin, United StatesSales Account Management, Staff
US$126–189k/yr Full Time Be an early applicant Posted 4 days ago
