The Job

DDR/LPDDR IP Design Sr Staff Engineer

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling

Gå med för uppdateringar

I korthet

Synopsys is seeking a Sr Staff Engineer for DDR/LPDDR IP Design in Wuhan, China. The role involves working on cutting-edge semiconductor solutions, focusing on ASIC design methodology, simulation, and silicon debug. Ideal candidates will have extensive experience with Verilog/System Verilog, strong debugging skills, and familiarity with Synopsys EDA tools.

Ansvarsområden

  • Working as part of a highly experienced DDR/LPDDR design and verification team, targeting current and next generation technology.
  • Delivering high-end designs and supporting DDR/LPDDR products.
  • Working on digital design based on predefined RTL coding style include Verilog and System Verilog.
  • Cleaning RTL check violations in lint, CDC, DFT and synthesis.
  • Root causing issues in both simulation and silicon.
  • Interacting with different design groups and customer support teams.
  • Interacting with Application Engineers for customer support.

Krav

  • BSEE in EE with 9+ years of digital design experience or MSEE with 6+ years of relevant experience.
  • Work on digital design based on predefined RTL coding style include Verilog and System Verilog, clean RTL check violations in lint, CDC, DFT and synthesis.
  • Solid Debugging skills and ability to root cause issues include both simulation and silicon.
  • Good knowledge of SNPS EDA tools like VCS, Verdi, Spyglass, DC, Formality.
  • Good communication skills for interacting between different design groups and customer support teams are required.

Önskade kvalifikationer

  • Theoretical and practical background in DDR or LPDDR is a solid plus.
  • Has strong desire to learn and explore new technologies.
  • Demonstrates good analysis and problem-solving skills.
  • Knowledge in interface technologies such as DDR, HBM, UCIe is a plus.
  • Scripting experience in Shell, Perl, Python and TCL is a plus.
  • Knowledge of analogic circuit is a plus.

Förmåner

  • Comprehensive medical and healthcare plans.
  • ETO and FTO Programs (Time Away).
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance.
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back (ESPP).
  • Retirement Plans.
  • Competitive salaries.
  • Around the office daily routine.
#ASIC#DDR#LPDDR#IP Design#RTL#Verilog#System Verilog#Simulation#Debug#Lint#CDC#DFT#Synthesis#VCS#Verdi#Spyglass#DC#Formality#Shell#Perl#Python#TCL#Analogic Circuit
Synopsys Inc Logo

Företag

Synopsys Inc

Publicerade jobb

för 1 vecka sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Senior

Platser

Wuhan, China

Kvalifikation

Kandidatexamen, Masterexamen

Sökande

Ansök tidigt