NOC DV Sr Lead Engineer
Technology, Data & Digital · Software & Web Development · Embedded Systems
In short
Als führender Technologieinnovator bei Qualcomm werden Sie für die Verifizierung von Infrastruktur-IPs der nächsten Generation verantwortlich sein, die in System-on-Chips (SoCs) für Smartphones, Tablets und andere Produktkategorien integriert werden. Diese Rolle erfordert eine starke Expertise in UVM und System Verilog sowie Kenntnisse der ARM-Busprotokolle und SoC-Systemarchitektur.
Responsibilities
- Ownership of DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage)
- Develop test plan and test cases to cover design feature set, follow up with stakeholders on code coverage, functional coverage closure at different levels of test bench
- Work closely with System Architects, Design, emulation teams on failure debugs, code/functional coverage closure
- Debug of regression signatures and identifying bug fixes
- Responsible for Quality sign off and required documentation
- Developing/Deploying scripts/tools for validation (Certitude, VC Formal, VPlan)
- Debug and root cause post silicon issues in collaboration with Design, SW and test teams
- Work with SoC level performance modeling team on latency, bandwidth analysis next-generation experiences and drives digital transformation to help create a smarter, connected future for all.
Requirements
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
- OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
- OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
- Strong debugging, Analytical and problem-solving skills
- Expertise on UVM based verification
- Knowledgeable about ARM bus protocols, Virtual Memory concepts, SoC system architecture
- Experience in developing Monitors, Scoreboards, Sequencers that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved
- Communication and collaboration skills to work with a large world-wide design organization
- Bachelor/Master’s Degree in Electronics & Communication / Micro Electronics
- 8 Years of Experience in IP verification or related
- Experience with UVM and ARM Bus protocols.
Desired Qualifications
- Experience in designs optimized for low power - Dynamic clock gating, Logic/ Memory power collapse
- Experience in verifying designs meeting Automotive Safety Integrity Levels (ASIL)
- Proficiency in Scripting languages (Python or Perl) for Automation initiatives, C/C++/SystemC for performance models
- Post-si bring-up and HW-SW debug experience would be a plus.
- Knowledge & exposure to silicon debug tool chains would be an added advantage
Benefits
- Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process.
- Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be ableparticipate in the hiring process.
- Qualcomm is also committed to making our workplace accessible for individuals with disabilities.
Skills
System VerilogUVMPythonPerlC/C++SystemC
#Hardware Engineering#NOC DV#SoC#IP Verification#UVM#System Verilog#ARM Bus Protocols#Python#Perl#C/C++#SystemC#Post-si bring-up#HW-SW debug
Enabling a world where everyone and everything can be intelligently connected.\n\n
Company
QualcommJob Posted
4 days ago
Employment Type
Full Time
Work mode
On Site
Experience Level
Senior
Locations
Bengaluru, India
Qualification
Bachelor, Master, Doctoral
Applicants
Be an early applicant
Similar Jobs
Nordea
Warszawa, Poland +1 moreExpert Data Engineer in Rating and Limit Management in SD High Risk and SD C&I
Full Time Be an early applicant Posted 4 days ago
Nordea
Helsinki, Finland +4 moreSenior Risk / Lead Risk Expert, Credit Risk Control and CRO Delegates
Full Time Be an early applicant Posted 4 days ago
Nordea
Helsinki, Finland +3 moreSenior / Lead Risk Expert, 2LoD Credit Oversight Development
Full Time Be an early applicant Posted 4 days ago
Nordea
Gdańsk, PolandIT Analyst / DevOps - Securities Finance Trading Technology
Full Time Be an early applicant Posted 4 days ago
Nordea
København S, Denmark +3 moreSenior/Quantitative Analyst, Credit Risk Stress Testing
Full Time Be an early applicant Posted 4 days ago
Nordea
Stockholm, SwedenPega Lead Architect (with CLM Expertise)
Full Time Be an early applicant Posted 4 days ago
