Staff Signal Integrity Engineer

Technology, Data & Digital · Software & Web Development · Software Engineering

In short

Qualcomm is looking for a Staff Signal Integrity Engineer in Bangalore, India. This role involves end-to-end SI/PI architecture, analysis, and signoff for next-generation mobile, compute, and connectivity platforms, acting as a system SI/PI owner and technical owner for high-speed interfaces.

Responsibilities

Own end-to-end SI/PI closure for programs (pre-silicon → post-silicon → production).
Define design targets and layout design guidelines for all high-speed interfaces.
Influence architecture decisions early in product lifecycle.
Ensure SI/PI alignment with product KPIs (performance, yield, power, cost).
Drive new IP co-design across IC/IO/PHY, package, and PCB.
Ensure compliance to standards (JEDEC, PCI-SIG, MIPI, IEEE).
Influence PDN architecture definition at system and package level, provide related optimum cost solutions.
Ensure cross functional alignments. Partner with SoC/PHY design teams, Package engineering, Board/system teams and OEM/ODM ecosystem.
Lead design reviews and signoff decisions.
Represent SI/PI in program reviews and leadership forums.
Define company-wide SI/PI methodologies.
Drive correlation between pre-silicon models and silicon/lab data.
Lead debug of eye collapse / jitter margin issues, crosstalk and power noise and silicon-package-board interactions.
Drive best practices adoption across programs.
Establish golden methods for system SI/PI.
Mentor senior engineers across SI/PI domains.

Requirements

8+ years in Signal Integrity / Power Integrity / High-speed systems.
Proven ownership of multiple tapeouts or high-volume products.
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Deep expertise in Transmission line theory, EM fundamentals, SI/PI interactions and jitter/noise coupling.
Strong hands-on experience with: Tools: HFSS, ADS, Sigrity, CST, SIwave, HSPICE; Measurement: VNA, TDR, real-time scopes.

Desired Qualifications

Experience with: Packaging technologies like FCBGA, 2.5D/3D.
Experience with Products like Data center, Compute and Servers.
Track record of Patents, standards contributions, or published work internal / external conferences.
High-Speed Interface Expertise: LPDDR4/5/6, High-speed IO: PCIe Gen4/5/6/7, USB4, UFS, 10G–112G+ PHYs, Camera/Display: MIPI CSI/DSI, System PDN.

Benefits

Qualcomm is an equal opportunity employer. Qualcomm is committed to providing an accessible process.
Qualcomm is also committed to making our workplace accessible for individuals with disabilities.
Qualcomm expects its employees to abide by all applicable policies and procedures.

Skills

HSPICEPCIeVNALPDDR5MIPIADSTDRUSB4HFSSSigrityCSTSIwaveLPDDR4LPDDR6

#ASIC#Signal Integrity#Power Integrity#High-Speed Interfaces#PDN#System Design#JEDEC#PCI-SIG#MIPI#IEEE#HSPICE#ADS#Sigrity#CST#SIwave#VNA#TDR#LPDDR4#LPDDR5#LPDDR6#PCIe Gen4#PCIe Gen5#PCIe Gen6#PCIe Gen7#USB4#UFS#PHY#MIPI CSI#MIPI DSI#FCBGA#2.5D/3D