ASIC Digital Design, Staff Engineer

Technology, Data & Digital · Software & Web Development · Software Engineering

In short

Synopsys is seeking an experienced ASIC Digital Design Staff Engineer in Moreira, Portugal, to design and develop cutting-edge semiconductor solutions. This role involves RTL design, synthesis, timing analysis, and collaboration with verification teams, contributing to IP that powers automotive, mobile, and AI applications.

Responsibilities

  • Design and implement RTL for digital IP blocks using Verilog and SystemVerilog.
  • Participate in architecture exploration and contribute to design specifications.
  • Run synthesis exploration, analyze timing and power results, and optimize RTL.
  • Support DFT and ATPG flows and coverage analysis.
  • Generate high quality design documentation.
  • Collaborate with verification engineers to define testbenches and debug failures.
  • Integrate AI-assisted tools into the workflow for efficiency improvements.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a closely related field.
  • At least 3 years of hands-on experience in ASIC digital design, RTL development, or front-end design flows.
  • Strong proficiency in Hard Description Languages (Verilog, SystemVerilog, VHDL).
  • Solid understanding of DFT and ATPG methodologies.
  • Experience with synthesis flow, constraints mapping, timing analysis, and power optimization.
  • Fluency in English, both written and spoken.

Desired Qualifications

  • Experience with high-speed interfaces such as AXI/PCIe is a strong plus.
  • Ability to turn architecture discussions into design specs.
  • Skill in debugging RTL and fixing root causes when synthesis fails timing.
  • Comfort working across time zones with a global team.
  • Treats documentation as part of the deliverable.

Benefits

  • Comprehensive medical and healthcare plans.
  • ETO and FTO Programs.
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance.
  • ESPP with a 15% discount and a 24-month look-back.
  • Retirement plans (vary by region and country).
  • Competitive salaries.

Skills

VerilogSystemVerilogVHDLAXIPCIe
#Engineering#ASIC Digital Design#Staff Engineer
Synopsys Inc Logo

About Synopsys Inc

Smart, Secure Everything—From Silicon to Software Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s connected, and everything must be secure. Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at…

Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

6 days ago

Employment Type

Full Time

Work mode

On Site

Experience Level

Senior

Locations

Moreira, Portugal

Qualification

Bachelor, Master

Applicants

Be an early applicant