The Job

Staff Engineer - Physical Design

Bygg, teknik och hantverk · Bygg- och industriteknik · Maskinteknik · Elektroteknik

Gå med för uppdateringar

I korthet

Synopsys is seeking a Staff Engineer for Physical Design in Hyderabad, India. This role involves leading the physical design implementation of UCIe PHY blocks and testchips on advanced nodes, driving synthesis, place and route, timing closure, and physical verification. The ideal candidate has extensive experience in physical design, multiple tapeouts on advanced nodes, and proficiency with industry-standard tools.

Ansvarsområden

  • Own physical design implementation of UCIe PHY blocks and testchips from floorplanning through tapeout on 5nm and more advanced nodes
  • Drive synthesis, place and route, timing closure, and physical verification using DC, PT, ICC2/FC, and ICV across multiple concurrent projects
  • Work directly with verification, DFT, and IP integration teams to resolve design issues, close timing, and meet PPA targets without slipping the schedule
  • Lead design reviews, present tradeoff analyses, and make real-time decisions on floorplan changes, clock tree strategies, and signoff waivers
  • Pilot new physical design flows and advanced node methodologies, then document what worked and what did not for the rest of the team
  • Mentor junior engineers on timing closure techniques, physical verification strategies, and how to navigate the ICC2 toolchain effectively
  • Interface with foundry partners and customer engineering teams to resolve technology file issues, DRC/LVS challenges, and silicon bring-up questions

Krav

  • 4 to 7 years of hands-on experience in ASIC physical design, with demonstrated expertise in synthesis, place and route, timing closure, and physical verification
  • Multiple tapeouts and signoffs in 5nm or more advanced process nodes, you have taken designs all the way to GDS and dealt with the messiness that comes with it
  • Proficiency with industry-standard tools including DC, PT, ICC2/FC, and ICV, you know the commands, the flow, and the workarounds
  • Proven track record working on SoC or IP tapeouts where you owned significant portions of the physical design and were accountable for signoff
  • Strong understanding of FinFET technology and the physical design challenges specific to advanced nodes, including multi-patterning, electromigration, and IR drop at scale

Önskade kvalifikationer

  • Experience with DFT insertion, scan chain routing, and ATPG is a strong plus, especially if you have debugged DFT-related timing or physical issues
  • Exposure to UCIe, SerDes, or high-speed interface IP is valuable but not required, we care more about your physical design depth and ability to learn quickly

Förmåner

  • Comprehensive medical and healthcare plans
  • ETO and FTO Programs for time away
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance
  • ESPP with a 15% discount and a 24-month look-back
  • Retirement plans that vary by region and country
  • Competitive salaries
#engineering#hardware#semiconductor#asic#physical design
Synopsys Inc Logo

Företag

Synopsys Inc

Publicerade jobb

för 1 månad sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Mellannivå

Platser

Hyderabad, India

Sökande

Ansök tidigt