Sr Staff Engineer, Formal Verification
Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling · QA och testning
I korthet
Synopsys is seeking a Senior Staff Formal Verification Engineer in Bengaluru to build and maintain end-to-end formal verification flows. This role involves creating verification plans, guiding engineers on formal tools, and mentoring junior staff to improve design quality and accelerate verification closure.
Ansvarsområden
- Build and maintain an end-to-end formal verification flow.
- Create formal verification plans identifying key behaviors worth proving.
- Develop assertions, assumptions, and cover properties.
- Guide design and verification engineers on effective use of formal tools.
- Review setups and proofs to catch issues before they become blockers.
- Maintain and extend assertion libraries for both simulation and formal contexts.
- Apply formal techniques like bounded model checking, induction, and abstraction.
- Debug RTL when proofs fail, tracing back to root causes.
- Train team members and mentor junior engineers on formal methods.
Krav
- 8+ years of industry experience in digital design or verification.
- At least 5 years focused on formal verification techniques.
- Deep understanding of digital logic, RTL design patterns, and synthesis/timing flows.
- Hands-on experience with Verilog or SystemVerilog.
- Ability to read and debug complex RTL quickly.
- Solid grasp of temporal logic and assertion-based verification (SVA or PSL).
- Experience with formal verification tools like Jasper or VC-Formal.
- Track record of using formal methods to close verification on complex projects.
Önskade kvalifikationer
- Experience with Python, Perl, or Shell scripting is a plus.
- Ability to explain formal verification concepts to simulation-based verification engineers.
- Willingness to push back on vague verification plans or problematic assumptions.
- Ability to stay organized across multiple verification tasks.
- Effective collaboration with geographically distributed teams.
- Mentoring junior engineers on how to think about formal verification.
Förmåner
- Competitive salaries.
- Comprehensive medical and healthcare plans.
- ETO and FTO Programs.
- Maternity and paternity leave, parenting resources, adoption and surrogacy assistance.
- Purchase Synopsys common stock at a 15% discount.
- Retirement Plans.
- Total rewards include monetary and non-monetary offerings.
- Opportunities to work with talented engineers across different geographies and disciplines.
- Chance to contribute to AI accelerators and automotive systems.
#RTL#formal verification#assertions#assumptions#cover properties#temporal logic#Jasper#VC-Formal#simulation#debugging#mentoring#knowledge sharing#AI accelerators#automotive systems#verification plans#assertion libraries#bounded model checking#induction#abstraction#counterexample#RTL designers#scripting