The Job

Sr. Staff Applications Engineer

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling · Inbyggda system

Gå med för uppdateringar

I korthet

Synopsys is seeking a Sr. Staff Applications Engineer in Bengaluru, India, to provide technical expertise in timing signoff using PrimeTime for advanced semiconductor designs. This customer-facing role involves debugging complex timing issues, guiding customers on methodologies, and collaborating with R&D to drive tool enhancements. The position requires a Bachelor's degree in Electronics and Communication Engineering, a Master's in VLSI or related fields, and strong experience with Synopsys PrimeTime and scripting languages.

Ansvarsområden

  • Work directly with leading semiconductor companies to resolve complex timing closure and signoff challenges on advanced node designs.
  • Debug critical timing issues including setup and hold violations, clock domain crossings, SI-induced timing failures, and variation-related signoff problems using PrimeTime.
  • Guide customers through MMMC analysis, OCV/AOCV/POCV methodologies, and SI-aware timing flows tailored to 5nm and below process nodes.
  • Collaborate with R&D and product engineering teams to reproduce customer issues, identify root causes, and drive tool enhancements or methodology improvements.
  • Develop reference flows, automation scripts in Tcl and Python, and best practice documentation.
  • Deliver technical training sessions, workshops, and live demos to customer design teams.
  • Drive adoption of the latest PrimeTime technologies and signoff features.

Krav

  • Bachelor's degree in Electronics and Communication Engineering, plus Master's degree in VLSI, Embedded Systems, or Communication Systems.
  • Strong hands-on experience with Synopsys PrimeTime for static timing analysis and signoff, including real production design exposure.
  • Deep understanding of timing constraints using SDC, MMMC analysis frameworks, and variation-aware methodologies including OCV, AOCV, and POCV.
  • Proven ability to debug complex timing issues such as setup and hold violations, clocking problems, signal integrity effects, and variability-driven failures.
  • Proficiency in Tcl scripting for tool automation and flow development.
  • Experience with advanced node designs at 5nm and below.
  • Excellent communication skills and demonstrated ability to engage directly with customers.

Önskade kvalifikationer

  • Python or Perl scripting experience is a strong plus.
  • You can walk into a customer meeting, listen to a timing problem described in five different ways by five different engineers, and identify the actual root cause before the meeting ends.
  • You are comfortable saying 'I don't know, but I will find out' when faced with an unfamiliar issue, and you follow through quickly with a real answer, not a deflection.
  • You write automation scripts that other engineers actually want to use because they solve real problems and do not require a PhD to understand.
  • You know when to escalate an issue to R&D and when to solve it with a methodology change, and you can explain that tradeoff clearly to both the customer and the product team.
  • You treat customer tapeout schedules as your own deadlines, and you organize your work to unblock them even when it means jumping between three different accounts in one day.
  • You can explain why a particular POCV derate is causing a timing violation to a senior design engineer without losing the technical nuance, and then explain the business impact to their manager in two sentences.

Förmåner

  • Comprehensive range of health, wellness, and financial benefits.
  • Total rewards include both monetary and non-monetary offerings.
#Engineering#Applications Engineer#Static Timing Analysis#Semiconductor#VLSI
Synopsys Inc Logo

Företag

Synopsys Inc

Publicerade jobb

för 1 månad sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Senior

Platser

Bengaluru, India

Kvalifikation

Kandidatexamen, Masterexamen

Sökande

Ansök tidigt