The Job

R&D Engineering, Director

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Inbyggda system

Gå med för uppdateringar

I korthet

Synopsys is seeking an R&D Engineering Director to lead a team in developing embedded memory IP for advanced semiconductor products. This role involves full ownership of the memory design flow, project management, and mentoring engineers. Ideal candidates have 20+ years of experience in embedded memory design and proven leadership skills.

Ansvarsområden

  • Lead a team of memory design engineers developing SRAM, Register File, TCAM, and ROM architectures and circuit implementations for advanced process nodes including FinFET
  • Own the full memory design flow from bit cell analysis and architecture through schematic entry, simulation, layout planning, characterization, verification, and model generation
  • Drive low-power, area-efficient embedded memory circuit design and supervise layout activities, interfacing directly with CAD teams on verification and compiler automation
  • Manage project timelines, prioritize tasks across multiple concurrent projects, and resolve technical and scheduling issues proactively to ensure on-time delivery
  • Build and maintain relationships with cross-functional teams including characterization, verification, and customer-facing engineering to align on deliverables and resolve escalations
  • Apply and expand expertise in memory compiler development, transistor-level circuit design, and variation-aware design techniques for deep submicron technologies
  • Mentor engineers, facilitate technical problem-solving, and foster collaboration across multi-site teams in Hyderabad and globally

Krav

  • BE/B.Tech/ME/M.Tech/MS in Electrical and Electronics Engineering from a recognized university
  • 20+ years of hands-on experience in embedded memory design including SRAM, Register File, TCAM, and ROM architecture and circuit implementation
  • Deep expertise across the full memory design flow: architecture, schematic design, layout planning, characterization, timing analysis, and model generation
  • Proven experience leading and managing engineering teams, delivering complex projects on schedule, and resolving technical and project issues across multiple priorities
  • Strong proficiency in transistor-level circuit design for deep submicron and FinFET technologies, including variation-aware design techniques
  • Mastery of Perl and Python for design automation and scripting
  • Experience with memory compiler development and automation is a strong plus

Önskade kvalifikationer

  • Ability to quickly identify leakage paths or timing violations in schematics and explain fixes effectively
  • Proactive in identifying project blockers and adjusting plans immediately
  • Skilled in managing customer requests to avoid derailing schedules while maintaining relationships
  • Engaged by debugging characterization mismatches across process corners
  • Builds trust through reliability, owning mistakes, and giving credit to the team
  • Comfortable working across time zones and adapting communication styles

Förmåner

  • Comprehensive medical and healthcare plans that work for you and your family
  • ETO and FTO Programs for time away
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back (ESPP)
  • Retirement plans that vary by region and country
  • Competitive salaries
#R&D#Engineering#Director#Embedded Memory IP#SRAM#Register File#TCAM#ROM#FinFET#AI#Automotive#Mobile#EDA#Chip Design#Verification#Manufacturing
Synopsys Inc Logo

Företag

Synopsys Inc

Publicerade jobb

för 3 veckor sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Ledning

Platser

Hyderabad, India

Kvalifikation

Kandidatexamen, Masterexamen, Doktorand

Sökande

Ansök tidigt