The Job

DDR/LPDDR IP Design Principal Engineer

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling

Gå med för uppdateringar

I korthet

Synopsys seeks a senior engineer for DDR/LPDDR IP Design in Wuhan, China. Responsibilities include ASIC design, simulation, and silicon debug. Requires BSEE with 9+ years or MSEE with 6+ years of experience in digital design, Verilog/System Verilog, and debugging skills.

Ansvarsområden

  • Work on digital design based on predefined RTL coding style include Verilog and System Verilog.
  • Clean RTL check violations in lint, CDC, DFT and synthesis.
  • Solid Debugging skills and ability to root cause issues include both simulation and silicon.
  • Interacting with Application Engineers for customer support.

Krav

  • BSEE in EE with 9+ years of digital design experience or MSEE with 6+ years of relevant experience.
  • Work on digital design based on predefined RTL coding style include Verilog and System Verilog, clean RTL check violations in lint, CDC, DFT and synthesis.
  • Solid Debugging skills and ability to root cause issues include both simulation and silicon.
  • Good knowledge of SNPS EDA tools like VCS, Verdi, Spyglass, DC, Formality.
  • Good communication skills for interacting between different design groups and customer support teams are required.

Önskade kvalifikationer

  • Theoretical and practical background in DDR or LPDDR is a solid plus.
  • Knowledge in interface technologies such as DDR, HBM, UCIe is a plus.
  • Scripting experience in Shell, Perl, Python and TCL is a plus.
  • Knowledge of analogic circuit is a plus.
  • Has strong desire to learn and explore new technologies.
  • Demonstrates good analysis and problem-solving skills.

Förmåner

  • Comprehensive medical and healthcare plans that work for you and your family.
  • In addition to company holidays, we have ETO and FTO Programs.
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.
  • Save for your future with our retirement plans that vary by region and country.
  • Competitive salaries.
#Engineering#ASIC#DDR#LPDDR#IP Design#Semiconductor
Synopsys Inc Logo

Företag

Synopsys Inc

Publicerade jobb

för 1 vecka sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Senior

Platser

Wuhan, China

Kvalifikation

Kandidatexamen, Masterexamen

Sökande

Ansök tidigt