The Job

CPU Design Verification Principal Engineer

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Inbyggda system · Mjukvaruutveckling

Gå med för uppdateringar

I korthet

As a Principal Engineer for CPU Design Verification at Qualcomm in Bangalore, you will be responsible for verifying high-performance, low-power CPUs. Your duties will include power management verification, test plan development, simulation, formal verification, and debugging across simulation, emulation, and silicon.

Ansvarsområden

  • Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.
  • Work closely with design/verification teams within CPU to develop comprehensive test plan.
  • Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.
  • Verify power intent through use of methodologies like UPF.
  • Work closely with system architects, software teams and Soc team to validate system use cases.
  • Work closely with emulation team to enable verification on emulators and FPGA platforms.
  • Debug and triage failures in simulation, emulation and/or Silicon.

Krav

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience.
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
  • Experience in power management verification.
  • Implementation of assembly and C language embedded firmware.
  • Experience in C/C++, scripting languages, Verilog/system Verilog.
  • Strong understanding of power management features in CPUs and CPU based Socs.
  • Experience in verification of power management features such as clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling etc.

Önskade kvalifikationer

  • Good Understanding of CPU architectures and CPU micro-architectures.
  • In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture.
  • Experience with advanced verification techniques such as formal and assertions is a plus.
  • Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus.
#CPU#Design Verification#Hardware Engineering#Power Management#ASIC
Qualcomm Logo

Företag

Qualcomm

Publicerade jobb

för 2 dagar sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Ledning

Platser

Bangalore, India

Kvalifikation

Kandidatexamen, Masterexamen, Doktorand

Sökande

Ansök tidigt