ASIC Digital Design, Sr Engineer

Teknik, data och digitalt · Mjukvaru- och webbutveckling · Mjukvaruutveckling

I korthet

Synopsys is seeking a Senior ASIC Digital Design Engineer to design and implement RTL modules for UCIe Controller IP for high-performance computing applications. The role involves working closely with architecture, verification, and physical design teams to meet timing, power, and area targets, utilizing skills in Verilog, Python, Tcl, and Perl.

Ansvarsområden

Design and own RTL modules for UCIe Controller IP, from microarchitecture through synthesis-ready implementation, with guidance from senior designers.
Tune modules to meet timing, power, and area targets, incorporating feedback from synthesis and timing analysis across process nodes.
Develop Python, Tcl, and Perl scripts for design generation and flow integration.
Participate in design reviews and contribute improvements to team methodology.

Krav

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
2–3 years of ASIC digital design experience, including ownership of RTL modules in production or near-production silicon.
Strong Verilog skills for timing-critical designs.
Working proficiency in Python, Tcl, or Perl for design automation.
Hands-on experience with synthesis, static timing analysis, and power optimization.

Önskade kvalifikationer

Experience with controller IP or high-speed interfaces is preferred.
Connect RTL structure to timing and power results and adjust the design accordingly.
Communicate clearly with architects, verification engineers, and physical designers.
Write readable, maintainable code.
Suggest practical improvements to design and automation flows.
Debug issues methodically and follow them through to a verified fix.

Förmåner

Comprehensive medical and healthcare plans.
ETO and FTO Programs.
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance.
ESPP: Purchase Synopsys common stock at a 15% discount.
Retirement plans.
Competitive salaries.

Färdigheter

VerilogPythonTclPerlsynthesisstatic timing analysispower optimization

#engineering#hardware#asic#digital design

Om Synopsys Inc

Smart, Secure Everything—From Silicon to Software Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s connected, and everything must be secure. Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at…

Se alla lediga jobb hos Synopsys Inc Läs mer om Synopsys Inc Webbplats

Företag

Synopsys Inc

Publicerade jobb

för 1 dag sedan

Anställningstyp

Heltid

Arbetsform

På plats

Erfarenhetsnivå

Senior

Platser

Yerevan, Armenia

Kvalifikation

Kandidatexamen, Masterexamen

Sökande

Ansök tidigt