Validation / Verification Eng, Staff Engineer
Construction, Engineering & Trades · Civil & Industrial Engineering · Electrical Engineering
In short
Responsibilities
- Design, layout, and validate printed circuit boards in Cadence Allegro for memory interface IP characterization and customer reference implementations
- Perform signal integrity analysis using S-parameters, eye diagrams, and crosstalk simulations to verify performance across multi-gigabit interfaces
- Debug hardware systems using logic analyzers, oscilloscopes, and protocol analyzers to isolate root causes across silicon, firmware, layout, and test configurations
- Conduct design reviews with cross-functional teams to establish best practices for routing, power distribution, and design constraint compliance
- Execute root cause analysis on validation failures to determine whether issues originate from silicon behavior, board design, or environmental conditions
Requirements
- Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or equivalent professional experience
- 6-8+ years of hardware design and validation experience focused on high-speed digital and mixed-signal systems
- Expert-level proficiency in Cadence Allegro for schematic capture, PCB layout, and constraint-driven design
- Comprehensive understanding of signal integrity principles including S-parameters, impedance control, crosstalk, intersymbol interference, and return loss
- Demonstrated experience debugging hardware using logic analyzers, oscilloscopes, vector network analyzers, spectrum analyzers, and protocol analyzers
- Working knowledge of communication interfaces including JTAG, I2C, SPI, and UART, with understanding of routing requirements and protocol-level diagnostics
Desired Qualifications
- Independently manage complex technical problems across multiple engineering disciplines with minimal supervision
- Systematically determine whether failures originate from silicon, firmware, board design, or test setup and reach conclusions efficiently
- Communicate technical findings clearly to design, firmware, and customer-facing teams in actionable formats
- Provide technical guidance to junior engineers while allowing them to develop ownership of their work
- Challenge incomplete validation coverage and ensure root cause analysis proceeds beyond surface-level correlation
Benefits
- Comprehensive range of health, wellness, and financial benefits
- Total rewards include both monetary and non-monetary offerings
- Reasonable accommodation provided throughout the recruitment and employment process for individuals with disabilities
Skills
Smart, Secure Everything—From Silicon to Software Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s connected, and everything must be secure. Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at…
Company
Synopsys IncJob Posted
4 days ago
Employment Type
Full Time
Work mode
On Site
Salary
CA$93,000–139,000 / year
Experience Level
Mid-Senior
Locations
Nepean, Canada
Qualification
Applicants
Be an early applicant
