SoC STA/Timing Engineer (Staff/Sr Staff)
Technology, Data & Digital · Software & Web Development · Software Engineering
In short
Qualcomm seeks a Staff/Sr Staff SoC STA/Timing Engineer in Bangalore, India, with 7-15 years of relevant experience. The role involves STA setup, signoff, timing analysis, debug, and methodology development using tools like PrimeTime and Tempus, with scripting proficiency in TCL, Perl, and Python.
Responsibilities
- Perform STA setup, convergence, reviews, and signoff for multi-mode, multi-voltage domain designs for SoC & SubSystem
- Validate and debug timing across multiple PVT conditions using tools like PrimeTime and Tempus
- Run STA flows and correlate Spice to STA results
- Evaluate timing methodologies/tools across technology nodes and automate STA/PD flows using TCL/Perl/Python
- Work closely with design, DFT, synthesis, technology, CAD and physical implementation teams
- Handle timing ECOs (DMSA, tweaker, PrimeClosure) and logical equivalence checks (RTL to Netlist)
Requirements
- 7 to 15 years of relevant experience
- Strong expertise in STA fundamentals, AOCV/POCV concepts, CTS, and timing constraints
- Hands-on experience with STA tools: PrimeTime, Tempus
- Familiarity with ASIC back-end flows: ICC2, Innovus
- Knowledge of signal integrity, cross-talk noise, and parasitic extraction
- Scripting proficiency: TCL, Perl, Python
- Understanding of Spice simulations: Hspice, FineSim, Monte Carlo analysis
Desired Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
- OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.
- OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
- Knowledge of clock gating, power gating, and multi-voltage designs
- Mentoring junior engineers in different areas of timing flows and methodologies
- Driving timing convergence at chip-level and hard-macro level
- Exposure to RTL-to-GDSII flows
- Good technical writing and communication skills for cross-team collaboration
Benefits
- Qualcomm is an equal opportunity employer
- Commitment to providing accessible hiring process for individuals with disabilities
- Commitment to making workplace accessible for individuals with disabilities
Skills
TCLPerlPythonPrimeTimeTempusICC2InnovusHspiceFineSim
#SoC#STA#Timing#Engineer#Staff#Sr Staff#Hardware Engineering
Enabling a world where everyone and everything can be intelligently connected.\n\n
Company
QualcommJob Posted
2 weeks ago
Employment Type
Full Time
Work mode
On Site
Experience Level
Senior
Locations
Bangalore, India
Qualification
Undergraduate, Bachelor, Master, Doctoral
Applicants
Be an early applicant
