Theme

Language

Global EN
Sweden ENSV
India EN

Solution Architect

Technology, Data & Digital · Software & Web Development · Software Engineering

In short

We are seeking a Solution Architect to own the system-level architecture of chips, managing partitioning, budget allocation, and tradeoff decisions between stakeholders. This role requires 10+ years of experience in SoC/ASIC design and a strong grasp of digital design, low-power techniques, and physical design constraints. Responsibilities include defining block diagrams, interconnect topology, memory hierarchy, and owning the SoC-level floorplan intent. You will also lead architecture review boards, manage the risk register, and interface with product management to communicate technical tradeoffs.

Responsibilities

  • Own the system-level architecture of the chip, including partitioning, interconnect topology, and memory hierarchy.
  • Define interface contracts and own the SoC-level floorplan intent in partnership with physical design leads.
  • Manage top-down and bottom-up budget allocation for area, power, timing, and cost.
  • Run and adjudicate tradeoff studies, making final decisions when teams disagree.
  • Balance competing needs from digital, analog/mixed-signal, DFT, verification, software/firmware, and packaging teams.
  • Chair/lead architecture review boards and drive sign-off milestones.
  • Own the risk register for architectural decisions and drive contingency/mitigation plans.
  • Serve as the primary technical escalation point for subsystem conflicts.
  • Interface with product management/marketing to communicate technical tradeoffs in business terms.

Requirements

  • M.S./Ph.D. in EE/CE or equivalent experience.
  • 10+ years in SoC/ASIC design with progressively senior architecture roles.
  • Demonstrated experience owning full-chip architecture for at least one shipped SoC or major subsystem architecture on a large-scale SoC.
  • Strong grasp of digital design, low-power design techniques, memory/interconnect architecture, and physical design constraints.
  • Proven ability to make and defend high-stakes tradeoff decisions under schedule/cost pressure.
  • Ability to communicate decisions across technical and business audiences.

Desired Qualifications

  • Experience across multiple process nodes and multiple end markets (mobile, automotive, data center, edge AI).
  • Background that spans both hardware and software/firmware architecture.
  • Experience with formal system-level performance/power modeling tools (e.g., architectural simulators, power estimation frameworks).

Benefits

  • Supercharge your potential.
  • Find your career.
  • Find your spark.
  • A place that knows that helping its customers stay on top starts by putting its people first.

Skills

NoCDFTDVFSRTL
#SoC#Architecture#ASIC#Chip Design#System Architecture#IP Integration#Power Management#Performance Optimization#Hardware Design#Software Architecture#Embedded Systems#Low-Power Design#Interconnect Architecture#Physical Design#Tradeoff Analysis#Risk Management#Product Management#Formal Modeling#Process Nodes#End Markets#HCLTech
HCLTech Logo

About HCLTech

Supercharging progress through technology and innovation

HCLTech is a global technology company, home to 219,000+ people across 54 countries, delivering industry-leading capabilities centered around digital, engineering and cloud, powered by a broad portfolio of technology services and products. We work with clients across all major verticals, providing industry solutions for Financial Services, Manufacturing, Life Sciences and Healthcare, Technology and Services, Telecom and Media, Retail and CPG, and Public Services. Consolidated revenues as of 12 months ending September 2022 totaled $12.1 billion. To learn how we can supercharge progress for…

HCLTech Logo

Company

HCLTech

Job Posted

1 day ago

Employment Type

Full Time

Work mode

On Site

Experience Level

Senior

Locations

India

Qualification

Master, Doctoral

Applicants

Be an early applicant