Senior ASIC Verification Engineer, Low Power AI Subsystems
Technology, Data & Digital · Software & Web Development · Software Engineering · Embedded Systems
In short
Qualcomm is seeking a Senior ASIC Verification Engineer to shape the future of low power AI subsystems. This role involves contributing to pre/post silicon verification, developing test plans, and leading complex debug activities for next-generation ASICs. The ideal candidate will have a Bachelor's degree and 3+ years of relevant experience, with proficiency in Verilog/VHDL and hardware verification languages like SystemVerilog (UVM).
Responsibilities
- Contribute to core verification during the pre/post silicon phase of next generation ASICs through simulation
- Drive test plan development, execution and verification closure in conjunction with the design and verification teams
- Contribute to creating/maintaining a test bench, assertions, and functional coverage models with scalability and reuse as key goals
- Contribute to implementing flows to automate development processes, identify areas for improvement and drive them to completion
- Lead complex debug activities through the development cycle (pre and post-silicon)
- Provide technical supervision to other engineers and have the ability to lead by example
- Work closely with design to define verification methodology, provide test plans and develop required tests
Requirements
- 3+ years ASIC design, verification, implementation or related work experience
- Proficiency with Verilog/VHDL RTL design languages and ability to write clean, readable, synthesizable RTL
- Solid understanding of ASIC/VLSI concepts
- Hardware verification languages (HVL): SystemVerilog testbench (UVM), and/or SystemC
- Hardware description languages (HDL): Verilog and/or SystemVerilog
- Good working experience with C (basic level or C++ sufficient)
Desired Qualifications
- Knowledge in one or more of the following disciplines is preferred: Audio (MP3, MIDI, etc.), Bus/interconnect (AHB, AXI), CPU (ARM v8/v7, Cache, MMU, security, etc.)
- Strong knowledge of digital circuits and event-driven simulators
- Knowledge of Perl, tcsh, Python and GNU Make is a strong asset
- Experience with automotive safety concepts and standards such as ISO26262
Benefits
- Competitive annual discretionary bonus program
- Opportunity for annual RSU grants
- Highly competitive benefits package designed to support your success at work, at home, and at play
#ASIC#Verification#Low Power#AI#Subsystems#SoC#Hardware#RTL#Simulation#Testbench#UVM#SystemVerilog#Python#Perl#C++