Embedded Memory Design Manager
Technology, Data & Digital · Software & Web Development · Embedded Systems · Software Engineering
In short
Synopsys is seeking an Embedded Memory Design Manager in Da Nang, Vietnam. This role requires a decade of experience in memory design, including architecture, circuit design, and physical implementation, as well as experience managing engineering teams. The manager will lead the design of embedded memory IP for AI, automotive, and other high-performance SoCs.
Responsibilities
- Lead architecture, circuit design, and physical implementation of embedded memory IP (SRAM, register files, TCAM, ROM) across advanced nodes.
- Define block specifications with system architects and translate customer requirements into design targets.
- Manage circuit and layout engineers, assign work, track progress, and coordinate with project management.
- Execute design and layout reviews, and create documentation including datasheets and design reports.
- Model and simulate memory blocks using VerilogA and SystemVerilog to validate architecture before tapeout.
- Support silicon evaluation, analyze field issues, and drive root cause analysis.
- Drive continuous improvement in design methodologies and technology evaluation with global teams.
Requirements
- Bachelor's or Master's in Electrical Engineering, Computer Science, or equivalent.
- 10+ years in full embedded memory design flow: architecture, circuit design, physical implementation, compiler automation, characterization, timing, and model generation.
- Deep expertise in SRAM, register file, TCAM, and ROM architectures with advanced custom circuit implementations.
- Direct experience designing memory IP in advanced nodes (7nm, 5nm, or beyond) with variation-aware design understanding.
- Strong knowledge of digital design, verification methodologies, ASIC design flow, and industry-standard EDA tools.
- Experience managing engineering teams including task delegation, performance management, and technical mentorship.
Desired Qualifications
- Ability to explain complex circuit tradeoffs to project managers in two sentences without losing nuance.
- Ability to debug layout DRC issues with Layout Managers.
- Proactively ask the right questions when facing ambiguity.
- Review work with a critical eye but without ego.
- Stay current on process technology trends and new memory architectures.
- Manage competing priorities across multiple projects without dropping threads, escalating early when deadlines are at risk.
Benefits
- Comprehensive medical and healthcare plans.
- ETO and FTO Programs.
- Maternity and paternity leave, parenting resources, adoption and surrogacy assistance.
- ESPP: Purchase Synopsys common stock at a 15% discount, with a 24-month look-back.
- Retirement Plans.
- Competitive salaries.
#EDA#Electronic Design Automation#chip design#verification#manufacturing#AI#ML#GenAI#Cloud#semiconductors#SRAM#register files#TCAM#ROM#SoC