The Job logo

What

Where

Design Engineer, DFT, Google Cloud

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
As a Hardware Engineer at Google, you will be responsible for defining, implementing, and deploying advanced Design for Testing (DFT) methodologies. Your work will involve designing and building systems for Google's data centers, with a focus on DFT logic, verification, and test strategies. You will contribute to reducing test cost, improving production quality, and enhancing yield for next-generation SoCs. This role offers the opportunity to shape the future of Google's computing infrastructure and make a significant impact on millions of users.

JOB DESCRIPTION 

Minimum qualifications:

  • 5 years of experience using Electronic Design Automation (EDA) test tools (e.g., Spyglass, Tessent, etc.).
     
  • Experience with ASIC DFT synthesis, STA, simulation, and verification flow.
     
  • Experience working with ATE engineers (e.g., silicon bring-up, patterns generation, debug, validation on automatic test equipment, and debug of silicon issues, etc.).
     

Preferred qualifications:

  • Master's degree in Electrical Engineering. 
     
  • Experience in IP integration (e.g., memories, test controllers, TAP, and MBIST).
     
  • Experience in SoC cycles, including silicon bring-up and silicon debug activities.
     
  • Experience in fault modeling.
     

About the job

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

In this role, you will be responsible for defining, implementing, and deploying advanced Design for Testing (DFT) methodologies for digital, mixed-signal chips or IPs. You will define silicon test strategies, DFT architecture, and create DFT specifications for next generation SoCs. You will design, insert, and verify the DFT logic.You will prepare for post silicon and co-work/debug with test engineers. You will be responsible for reducing test cost, increasing production quality, and enhancing yield.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

  • Develop DFT strategy and architecture, including hierarchical DFT/Memory Built-In Self Test (MBIST), IJTAG/TAP and Hi-Speed IO. Demonstrate ownership from DFT logic, Pre-silicon verification to Co-work with test engineers post silicon.
     
  • Insert DFT logic, including boundary scan, scan chains, DFT Compression, Logic Built-In Self Test (BIST), Test Access Point (TAP) controller, Clock Control block, and other DFT IP blocks.
     
  • Insert and hook up MBIST logic including test collar around memories, MBIST controllers, eFuse logic and connect to core and TAP interfaces.
     
  • Document DFT architecture and test sequences, including boot-up sequence associated with test pins.
     
  • Complete all Test Design Rule Checks (TDRC) and Design changes to fix TDRC violations to achieve high test quality and support to the Post-Silicon test team.
Set alert for similar jobsDesign Engineer, DFT, Google Cloud role in Bengaluru, India
Google Logo

Company

Google

Job Posted

7 months ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Software Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor or Master

Applicants

Be an early applicant

Related Jobs

Google Logo

DFT Engineer, Test Infrastructure, Google Cloud

Google

Bengaluru, Karnataka, India

Posted: 7 months ago

As a DFT Verification Engineer, you will work closely with various teams within the design process to deliver confidence in the correctness of the design for testability and debug features of the server scale CPU SoC. You will collaborate with the Functional Verification team to develop Design for Testing (DFT) verification environments, drive DFT verification strategy, and ensure our DFT solutions are properly verified for all usage scenarios.

Google Logo

Physical Design Engineer, Google Cloud

Google

Bengaluru, Karnataka, India

Posted: 9 months ago

Minimum qualifications: Bachelor’s degree in Electrical Engineering or equivalent practical experience. 4 years of experience with advanced design, including clock/voltage domain crossing, Design for Testing (DFT), and low power designs. Experience with System on a Chip (SoC) cycles. Experience in high-performance, high-frequency, and low-power designs. Preferred qualifications: Master’s degree in Electrical Engineering. Experience in coding with System Verilog and scripting with TCL. Experience with layout verification and design rules. Experience in VLSI design in SoC. Experience with multiple-cycles of SoC in ASIC design. About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. As a SoC Physical Design Engineer, you will collaborate with Functional Design, Design for Testing (DFT), Architecture, and Packaging Engineers. You will solve technical problems with innovative micro-architecture and practical logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible. Responsibilities Define and drive the implementation of physical design methodologies. Take ownership of one or more physical design partitions and/or top level. Drive to the closure of timing and power consumption of the design. Contribute to design methodology, libraries, and code review. Define the physical design related rule sets for the functional design engineers.

Google Logo

Physical Design Engineer, Silicon, Google Cloud

Google

Bengaluru, Karnataka, India

Posted: 9 months ago

Minimum qualifications: Bachelor’s degree in Electrical Engineering or equivalent practical experience. 4 years of experience with advanced design, including clock/voltage domain crossing, Design for Testing (DFT), and low power designs. Experience with System on a Chip (SoC) cycles. Experience with performance, frequency, and low-power designs. Preferred qualifications: Master’s degree in Electrical Engineering, or a related field. Experience coding with System Verilog and scripting with TCL. Experience with multiple-cycles of SoC in ASIC design. Experience with layout verification and design rules. Experience with VLSI design in SoC. About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors. As a SoC Physical Design Engineer, you will collaborate with Functional Design, Design for Testing (DFT), Architecture, and Packaging Engineers. You will solve technical problems with innovative micro-architecture and practical logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind. Responsibilities Define and drive to the implementation of physical design methodologies. Take ownership of one or more physical design partitions or top-level. Drive to the closure of timing and power consumption of the design. Contribute to design methodology, libraries, and code review. Define the physical design related rule sets for the functional design engineers.

Google Logo

RTL Design Engineer, Silicon, Google Cloud

Google

Bengaluru, Karnataka, India

Posted: 9 months ago

Minimum qualifications: Bachelor's degree in Electrical Engineering or equivalent practical experience. 8 years of experience in ASIC development with Verilog/SystemVerilog, Vhsic Hardware Description Language (VHDL), or Chisel. Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT). Experience in SoC cycles. Preferred qualifications: Experience with scripting languages (e.g., Python or Perl). Knowledge of arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies. Knowledge of high performance and low power design techniques. Knowledge of Field Programmable Gate Array (FPGA), emulation platforms, and SoC architecture. Knowledge of assertion-based formal verification. About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. In this role, you will collaborate closely with Design and Verification Engineers in active projects, creating architecture definitions with Register-Transfer Level (RTL) coding, and running block level simulations. You will also be working with the Silicon Validation team, defining the bring-up plan for an IP and assisting them during the bring-up activity. You will contribute in all phases of complex Application-Specific Integrated Circuit (ASIC) designs from design specification to production. You will collaborate with members of architecture, software, verification, power, timing, synthesis to specify and deliver high-quality System on a Chip (SoC)/RTL. You will solve technical problems with innovative micro-architecture, practical logic solutions, and evaluate design options. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible. Responsibilities Manage the block level design documents such as interface protocol, block diagram, transaction flow, pipeline. Perform RTL development (e.g., coding and debug in Verilog, SystemVerilog, function/performance simulation debug. Participate in synthesis, timing/power closure, and FPGA/silicon bring-up. Participate in test plan and coverage analysis of the block and SoC-level verification. Work closely with the Silicon Validation team on any functional, power and performance debugs. Communicate and work with multi-disciplined and multi-site teams.