The Job logo

What

Where

PDK ASIC QA Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Seeking an experienced candidate to be responsible for complete ASIC PDK collateral and flow QA on specific technology nodes. Develop and perform ASIC flow methodologies and perform QA on ASIC Flow/tech files at Intel process nodes for 3DIC requirements. Excellent automation skills (TCL, Perl, Python) and understanding of 3DIC/low power/high-speed ASIC flows required. Good communication and self-driven attitude is a must.

Job Description


 

Candidate will be responsible for complete ASIC PDK collateral and flow QA on specific technology nodes. ASIC QA work includes development of ASIC flow methodologies and performing ASIC Flow/tech file QA/design collateral at Intel process nodes for 3DIC requirements. Flow methodologies includes Synthesis; Floor planning; Auto place and route and STA of complex designs on cutting edge technologies for 3DIC designs. Work also include Writing good document/report on PDK/ADF QA results and support DEV/PMs on aforementioned areas. Meet release timeline meeting quality. Candidate should have good hands on exposure on automation (TCL, Perl, Python) and good understanding of 3DIC/low power/high speed ASIC PNR flows, Layout Verification and Timing Signoff methodologies. Candidate should be good communicator and self-driven individual.


 

Qualifications


M Tech or B Tech with 5+ years work experience in the ASIC PDK domain. Candidate should have experience in PDK development, QA, Design execution and/or customer support in ASIC domain. Candidate should have in-depth knowledge of the 3DIC Design requirements, ASIC technology files, ASIC RTL2GDSII flow development and QA. Candidate should have exposure to a breadth of EDA tools from different vendors. Planning, prioritization, delegation skills are required. Excellent verbal and written communication is a must.
 

Set alert for similar jobsPDK ASIC QA Engineer role in Bengaluru, India
Intel Corporation Logo

Company

Intel Corporation

Job Posted

8 months ago

Job Type

Full-time

WorkMode

Hybrid

Experience Level

3-7 Years

Category

Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Intel Corporation Logo

ASIC Design Engineer

Intel Corporation

Bengaluru, Karnataka, India

Posted: 8 months ago

Develop and support digital circuit design for cell libraries. Perform custom digital circuit design and simulation. Design, modify, and evaluate digital electronic parts, components, or integrated circuitry for use in hardware systems. Determine design approaches and parameters. Verify and layout digital circuits, design data paths, and synthesize digital blocks.

Intel Corporation Logo

ASIC Design Engineer

Intel Corporation

Bengaluru, Karnataka, India

Posted: 9 months ago

Job Description Develops and supports digital circuit design for cell libraries. Performs custom digital circuit design and simulation. Designs, develops, modifies and evaluates digital electronic parts, components or integrated circuitry for use in digital electronic equipment and other hardware systems. Determines design approaches and parameters. Performs digital circuit design, verification and layout, data path design and digital block synthesis.   Qualifications You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Relevant experience can be obtained through schoolwork, classes and project work, internships, and/or work experience. Minimum Qualifications: 8+ years of experience with RTL (Verilog, System Verilog, VHDL), Synthesis (using Design Compiler), Static Timing Analysis (using Prime Time) Bachelor's Degree in Electrical Engineering, Computer Engineering or related field Synopsys Design Constraints for synthesis and timing signoff. Preferred Qualifications: 4+ years of experience using Spyglass including clock domain crossing (CDC) analysis. Experience in Design Verification (DV) using standard simulators e.g. VCS, QuestaSim, NCSim. Experience in Post Silicon Bring Up Support. Experience in managing cross function groups and external customers. Experience with IP (DDR5/4/3, PCIe, Ethernet, ...) integration is a plus. Experience with host interconnects (Amba, Avalon, ...) is a plus.   Inside this Business Group The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.   Other Locations IN, Bangalore Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.   Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.   Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.