The Job logo



Technical Lead


You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
We are looking for a candidate with strong knowledge and experience in Signal Integrity and Power Integrity. You will be responsible for modelling package and PCB, conducting experiments, and validating modelling outcomes. Additionally, you will analyze layout files, provide practical solutions, and optimize decoupling capacitors. Knowledge of simulation tools and PDN design optimization is also required. Join us to enhance your technical capabilities and be part of our team!

Job description:

Strong knowledge in Signal Integrity and Power Integrity fundamental concepts. Strong experience in Package and PCB modelling is required. Performs Transmission line & Via modelling and carry out experiments to validate modelling outcomes and methodologies. Deep Understanding of S-parameter & its modelling concepts for Single ended and differential interfaces. Experience in simulating (FD/TD) memory interfaces for Board and Package is required (DDR4/LPDDR4) Experience in simulating (FD/TD) High Speed Serial IO interfaces for Board and Package is required (PCIe Gen3/4, SATA Gen3, USB3/3.1 and Display Interfaces etc.) Good knowledge of Power Delivery Network, impedance profile analysis, IR Drop Analysis, and time domain Analysis. Experience in extracting the PDN model of package and PCB power rails and perform decoupling capacitor optimization, Loop inductance analysis. Should be able to analyze and review the layout files related to Signal integrity and Power Integrity problems. Should be able to provide practical solutions to PCB/Package design team based on simulation results and analysis. Strong knowledge in simulation tools specifically Hspice, Sigrity (2.5D and 3D-EM Must), ADS and other tools like Ansys SIwave, HFSS 3D. PI Minimum Requirements: Solid tool skillsets (requiring minimum to no supervision) in Cadence PowerDC, PowerSI, Allegro Ansys SiWave, HFSS Synopsys HSpice Keysight ADS SimPlis/SIMetrix Good understanding of PDN mechanism S-parameter and their properties PI metrics, namely Rpath (DC R), IR drop, current density, droop, overshoot, load line (impedance profile) VR PI modeling DC, AC and Transient analysis using the tools in #1 PDN design optimization and guideline

  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations.
  • To be responsible for providing technical guidance or solutions
  • To develop and guide the team members in enhancing their technical capabilities and increasing productivity
  • TO ensure process compliance in the assigned module, and participate in technical discussionsorreview.
HCLTech Logo



Job Posted

8 months ago

Job Type




Experience Level

3-7 years


IT Services and IT Consulting


Bangalore Urban, Karnataka, India


Be an early applicant

Related Jobs

HCLTech Logo

Technical Lead


Bangalore Urban, Karnataka, India

Posted: 8 months ago

We are looking for a passionate and skilled designer to join our team. You will be responsible for completing design deliverables and ensuring they meet the requirements. Additionally, you will be mentoring and guiding the team in solving technical issues. Project management and coordination skills are also required for effective task allocation and tracking. Testing and verification are crucial aspects of this role, so you will be expected to conduct test scenarios' identification sessions and create test plans. Apply now and become a valuable member of our team!