The Job logo

What

Where

Senior RF Analog IC Design Engineer

Apply

You must Sign In before continuing to the company website to apply.

Job Description

Intel Silicon Photonics Product Division (SPPD) is at the forefront of silicon photonics integration which is at the heart of Intel's transformation from a PC company to a company that powers the cloud and billions of smart, connected computing-devices. Since announcing the world's first hybrid silicon laser nearly a decade ago, our team continues to lead the industry with cutting-edge technology and efficient, scalable high-volume manufacturing. Our dedication to advanced development ensures that Intel Silicon Photonics continues to drive future data center bandwidth growth with smaller form factors, co-packaging and higher speeds from 400G today to 1.6T+ and beyond tomorrow. We are looking for great talent to accelerate this journey so if you are interested in joining our leading organization then we want to hear from you.In this role, the Senior Analog RF IC Design Engineer will be part of team contributing to Silicon Photonics Solution Group's mission to transform and lead datacenter connectivity and enable Intel's differentiation in the networking space. As Senior Engineer, the individual will be involved in developing key high-speed mixed signal designs from architecture to product.Responsibilities? Driving system specifications, defining circuit architecture and enabling designs meeting power, performance and cost for next generation optical interconnects.? As part of the team developing key integrated circuit components the engineer must be able to work collaboratively leading block level development.? Specify, architect and design low voltage and low power Mixed-Signal integrated circuits from product definition through characterization and qualification.? Plan design work with constraints on performance, power, time and quality.? Provide guidance to junior designers and layout engineers.? Prepare and participate in concept, schematic and final design reviews for circuit blocks.? Guidance to develop test plans for lab characterization once design comes back from fab.? Document all design work with review materials and detailed design descriptions as well as participate in the writing of datasheets and application notes for customers.

 

Qualifications

Minimum Qualifications The ideal candidate should have MS in Electrical Engineering or Computer Engineering. 6+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in 90nm, 45nm, 28nm and beyond ? Experience with design of high-speed mixed signal circuits e.g., SerDes, counters, dividers, etc. ? Experience with design of Analog RF front end circuits such as Laser Drivers, Trans-Impedance Amplifiers TIA, limiting amplifiers, etc. ? Good understanding of low noise PLL, Clocking and data recovery architectures. ? Deep understanding of Signal Integrity and Channel modeling. ? Experienced with Mixed signal design flow using Cadence and Mentor tools. ? Able to characterize silicon in and use equipment such as BERTS, HSO, VNA etc. ? Deep understanding of full-chip designs including custom IO and package design. ? Familiarity with Optical communications. ? Experience in designing circuits for 28Gbps+ operation. ? Experience with Modulation techniques such as NRZ/PAM4 SERDES and system standards such as CAUI-4 or OIF-25G-VSR. ? Excellent oral and written communication skills. ? Deep understanding of RF IC Transceiver architectures, design and trade-offs Preferred Qualifications ? Experience in designing high-speed digital Clock and Data Recovery (CDR) is a plus. ? Knowledge of IEEE 802.3 10G/25G/50G Serdes is a plus ? Deep understanding of full-chip designs including custom IO and package design. ? Familiarity with Optical communications. ? Experience in designing circuits for 28Gbps+ operation. ? Experience with Modulation techniques such as NRZ/PAM4 SERDES and system standards such as CAUI-4 or OIF-25G-VSR.

 

Inside this Business Group

Corporate Strategy Office is chartered to support the executive office in driving corporate initiatives, including near and long-term strategy, major cross-group decision making and ensuring cross-company alignment.  To deliver to that mission, the team owns shaping, driving and synthesizing insights to directionally orient trends as well as long range strategic planning/visioning , cross company alignment and greenfield innovation.  Communications are essential to drive alignment so there is a focus on communications, community and acumen development.  The team is ccommitted to ensuring that Intel efforts are aligned to, and actively driving success toward the most impactful business strategies.

 

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

 

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

 

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.In certain circumstances the work model may change to accommodate business needs.
 

 

Intel Corporation Logo

Company

Intel Corporation

Job Posted

8 months ago

Job Type

Full-time

WorkMode

Hybrid

Experience Level

3-7 years

Locations

Bengaluru, Karnataka, India

Applicants

Be an early applicant

Related Jobs

Intel Corporation Logo

Senior RF Analog IC Design Engineer

Intel Corporation

Bengaluru, Karnataka, India

Posted: 6 months ago

Join Intel SPPD, the forefront of silicon photonics integration, powering the cloud and connected computing devices. As a Senior Analog RF IC Design Engineer, you will contribute to our mission of transforming datacenter connectivity. Drive high-speed mixed signal designs, develop integrated circuit components, and provide guidance to junior designers. Characterize silicon, participate in design reviews, and document all work. Qualifications include experience in CMOS/BiCMOS designs, SerDes, Analog RF circuits, PLL, and Signal Integrity. Strong communication skills and knowledge of full-chip designs preferred.

Intel Corporation Logo

ASIC Design Engineer

Intel Corporation

Bengaluru, Karnataka, India

Posted: 8 months ago

Job Description Develops and supports digital circuit design for cell libraries. Performs custom digital circuit design and simulation. Designs, develops, modifies and evaluates digital electronic parts, components or integrated circuitry for use in digital electronic equipment and other hardware systems. Determines design approaches and parameters. Performs digital circuit design, verification and layout, data path design and digital block synthesis.   Qualifications You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Relevant experience can be obtained through schoolwork, classes and project work, internships, and/or work experience. Minimum Qualifications: 8+ years of experience with RTL (Verilog, System Verilog, VHDL), Synthesis (using Design Compiler), Static Timing Analysis (using Prime Time) Bachelor's Degree in Electrical Engineering, Computer Engineering or related field Synopsys Design Constraints for synthesis and timing signoff. Preferred Qualifications: 4+ years of experience using Spyglass including clock domain crossing (CDC) analysis. Experience in Design Verification (DV) using standard simulators e.g. VCS, QuestaSim, NCSim. Experience in Post Silicon Bring Up Support. Experience in managing cross function groups and external customers. Experience with IP (DDR5/4/3, PCIe, Ethernet, ...) integration is a plus. Experience with host interconnects (Amba, Avalon, ...) is a plus.   Inside this Business Group The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.   Other Locations IN, Bangalore Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.   Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.   Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.  

AMD Logo

SMTS Analog Design Engineer

AMD

Bengaluru, Karnataka, India

Posted: 7 months ago

THE ROLE: This job opening is for a circuit designer in a team responsible for high-precision custom circuit blocks in AMD’s microprocessor designs. This team owns a wide variety of key IP in Digital and Analog/Mixed-Signal domains catering to products across multiple business units. With a good mix of experienced designers and recent college graduates from top Engineering institutions across the country, this team offers a very competitive atmosphere with excellent scope to learn and improve. Meticulous execution routine resulting in a solid track record, a strong focus on innovation and a balanced work-life distribution makes this one of the top-class teams in this space across the industry.   THE PERSON: Ideal candidate would be the one with not only strong circuit design knowledge, but also clear communication and presentation skills along with diligent documentation of work. Passion to go beyond the call of duty and innovate for higher efficiency would be a key differentiator.   KEY RESPONSIBILITIES: Complete ownership of individual circuit blocks in a SerDes PHY design in cutting edge FinFet technology nodes Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks Interface with cross-functional teams like RTL, Verification and Physical Design   PREFERRED EXPERIENCE: Strong hands-on experience in SerDes and/or DDR circuit designs in latest technology nodes, including Finfet. Good technical knowledge of power-performance trade-offs in high-speed SerDes designs Direct experience in all phases of design analysis including functional, static timing and electrical sign-off Strong understanding of the impact of variation on design performance   ACADEMIC CREDENTIALS: Desired: Masters in Electrical/Electronics Engineering, with specialization in microelectronics or something similar