The Job logo

What

Where

SoC Logic design manager

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Job Description

The Ethernet Silicon Design is a part of Intel's Data Center Group, developing state of the art networking and communications solutions to the Data center, Cloud and Comms markets. The departments products are high speed (over 200G) controllers which performs advanced offloads for communications, Quality of service, classification and DMA protocols. Our SoC and discrete ASICs contains highly flexible VLSI designs with embedded FW and the team's involvement begins at product architecture definition, through design execution and Si system-validation up until production stages. The core group, containing a number of Design and DV teams work closely to integrate IPs into various SoC and discrete products. SoC Chip design team manager is responsible for the SoC design integration stages including model building, quality checking and leading the model releases to the various customers. The role includes close work with all the working disciplines around the chip design stages ranging from Design, Validation, Architecture, Emulation, Physical design, Tools, Flows and more. The full-chip design team is responsible for the high quality of SoC releases (functional quality and the design quality) and for meeting project schedule commitments to all customers. The role requires good interpersonal communication skills and a drive to lead for excellence with approach of one team.

 

Qualifications

� Minimum requirements o 7y+ Logic design experience in an ASIC development company o 3y+ Managerial experience in an ASIC development company o Familiarity with ASIC project development stages o Excellent English communication skills � Advantage experience o Networking (Ethernet, PCIe, TCP/IP) o Physical design flow knowledge in advance processes o FPGA / emulation development / debug o Post-Si debug o FW implementation in embedded microprocessors o SoC methodologies and workflows.

 

Inside this Business Group

The Network & Edge Group brings together our network connectivity and edge into a business unit chartered to drive technology end to end product leadership. It's leadership Ethernet, Switch, IPU, Photonics, Network and Edge portfolio is comprised of leadership products critically important to our customers.

 

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

 

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

 

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.In certain circumstances the work model may change to accommodate business needs.

Set alert for similar jobsSoC Logic design manager role in Bangalore Urban, India
Intel Corporation Logo

Company

Intel Corporation

Job Posted

2 years ago

Job Type

Full-time

WorkMode

Hybrid

Experience Level

8-12 years

Locations

Bangalore Urban, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Intel Corporation Logo

Experienced Logic Design Engineer

Intel Corporation

Bangalore Urban, Karnataka, India

Posted: 2 years ago

Job Description Performs logic design, Register Transfer Level (RTL) coding, and simulation to generate cell libraries, functional units, and subsystems for inclusion in full chip designs. Participates in the development of Architecture and Microarchitecture specifications for the Logic components. Provides IP integration support to SoC customers and represents RTL team.   Qualifications Qualifications: BE , MTech in EC/EE. 4+ years' experience. Expertise in PCIe , Ethernet domain is a plus Minimum Qualifications: Bachelor's in Electronics Engineering with at least 4 yrs of experience in the following areas (master's degree may offset experience partially).Documentation related to bachelor's degree completion will be required. Frontend Development and related areas. Knowledge in RTL IP design , previous experience in RTL design Expertise in System Verilog, RTL coding. Digital Design Techniques. Possesses strong analytical and debug skills. Intermediate to advanced English level. Motivated for innovations in domain knowledge   Inside this Business Group The Network & Edge Group brings together our network connectivity and edge into a business unit chartered to drive technology end to end product leadership. It's leadership Ethernet, Switch, IPU, Photonics, Network and Edge portfolio is comprised of leadership products critically important to our customers.   Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.   Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.   Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.  

Qualcomm Logo

CPU Physical Design Engineer

Qualcomm

Bangalore Urban, Karnataka, India

Posted: 2 years ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.   Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 10 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.